

µPD8085A/AH 8-BIT, SINGLE-CHIP N-CHANNEL MICROPROCESSORS

Description

The μ PD8085A-2, μ PD8085AH, and μ PD8085AH-2 8-bit, single-chip microprocessors are 100 percent software compatible with the industry standard 8080A. They have the ability of increasing system performance of the 8080A by operating at a higher speed. Using the μ PD8085A in conjunction with its family of ICs allows the designer complete flexibility with minimum chip count. The H (HMOS) versions have lower power consumptions than the non-H versions.

Features

- \Box Single power supply, +5 V, ±10%
- Internal clock generation and system control
- Internal serial in/out port
- Fully TTL-compatible
- □ Internal four-level interrupt structure
- Multiplexed address/data bus for increased system performance
- Complete family of components for design flexibility
- □ Software compatible with industry standard 8080A
- Higher throughput
 - __µPD8085A-2 --- 5 MHz
 - $-\mu$ PD8085AH -3 MHz
 - --- µPD8085AH-2 --- 5 MHz

Ordering Information

Part Number	Package Type	Max Frequency of Operation
µPD8085AC-2	40-pin plastic DIP	5 MHz
µPD8085AHC	40-pin plastic DIP	3 MHz
µPD8085AHC-2	40-pin plastic DIP	5 MHz

Pin Configuration

X1 🗖	1	\sim	40 🖸 V _{CC}	
X2 C	2		39 🗖 HOLD	
RO 🗆	3		38 🗔 HLDA	
SOD 🗆	4		37 🗖 CLK (OUT)	
SID 🗆	5		36 RESET IN	
TRAP	6		35 🗖 READY	
RST 7.5 🗆	7		34 🗖 10/MĨ	
RST 6.5	8		33 🗖 S1	
RST 5.5 🗂	9	AH	32 🗖 RD	
	10	µРD8085А/АН	31 🗖 WR	
	11	8	30 ALE	
AD ₀	12	Ę	29 ⊐ S₀	
	13		28 🗆 A ₁₅	
AD ₂	14		27 🗖 A14	
AD ₃	15		26 🗖 A13	
AD4 C	16		25 A12	
AD ₅	17		24 🗖 A11	
AD ₆	18		23 A10	
AD7 🗆	19		22 🗖 A9	
v _{ss} ⊏	20		21 🗖 A8	
				83-003397A

Pin Identification

No. Symbol		Function		
1, 2	X1, X2	Crystal in		
3	RO	Reset out		
4	SOD	Serial out data		
5	SID	Serial in data		
6	TRAP	Trap interrupt input		
7	RST 7.5	Restart interrupts		
8	RST 6.5	Restart interrupts		
9	RST 5.5	Restart interrupts		
10	INTR	Interrupt request in		
11	INTA	Interrupt acknowledge		
12-19	AD0-AD7	Low address / data bus		
20	V _{SS}	Ground		
21-28	A8-A15	High address bus		
29, 33	S ₀ , S ₁	Status outputs		
30	ALE	Address latch enable out		
31, 32	WR, RD	Write / read strobes out		
34	10 / M	I / 0 or memory indicator		
35	READY	Ready input		
36	RESET IN	Reset input		
37	CLK	Clock out		
38, 39	HLDA, HOLD	Hold acknowledge out and hold input request		
40	V _{CC}	+5 V supply		



Pin Functions

Crystal In

Crystal, RC, or external clock input.

Reset Out

Acknowledges that the processor is being reset to be used as a system reset.

Serial Out Data

1-bit data out by the SIM instruction.

Serial In Data

1-bit data into ACC bit 7 by the RIM instruction.

Trap Interrupt Input

Highest priority nonmaskable restart interrupt.

Restart Interrupts

Priority restart interrupt inputs, of which 7.5 is the highest and 5.5 the lowest priority.

Interrupt Request In

A general interrupt input which stops the PC from incrementing, generates INTA, and samples the data bus for a restart or call instruction.

Interrupt Acknowledge

An output which indicates that the processor has responded to INTR.

Low Address/Data Bus

Multiplexed low address and data bus.

Ground

Ground Reference.

High Address Bus

Nonmultiplexed high 8 bits of the address bus.

Status Outputs

Outputs which indicate data bus status: Halt, Write, Read, Fetch.

Address Latch Enable Out

A signal which indicates that the lower 8 bits of address are valid on the AD lines.

Write/Read Strobes Out

Signals out which are used as write and read strobes for memory and I/O devices.

I/O or Memory Indicator

A signal out which indicates whether \overline{RD} or \overline{WR} strobes are for I/O or memory devices.

Ready Input

An input which is used to increase the data and address bus access times (can be used for slow memory).

Reset Input

An input which is used to start the processor activity at address 0, resetting IE and HLDA flip-flops.

Clock Out

System clock output.

Hold Acknowledge Out and Hold Input Request


Used to request and indicate that the processor should relinquish the bus for DMA activity. When hold is ac-knowledged, $\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{IO}}/\overline{\text{M}}$, address and data buses are all three-stated.

+5 V Supply

Power supply input.

NEC

Block Diagram



Absolute Maximum Ratings

 μ PD8085A-2: T_A = 25°C; V_{CC} = +5V ± 5%

Power supply voltage, V _{DD}	-0.5 V to +7 V
Input voltage, V _I	-0.5 V to +7 V
Output voltage, V _O	- 0.5 V to +7 V
Operating temperature, T _{OPT}	0°C to +70°C
Storage temperature, T _{STG}	-65°C to +150°C
Power dissipation, PD	1.5 W

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

 $\label{eq:product} \begin{array}{l} \mu \text{PD8085AH}, \mu \text{PD8085AH}, 2: T_{A} = 0 \, ^{\circ}\text{C} \text{ to } + 70 \, ^{\circ}\text{C}, \ V_{\text{CC}} = +5 \, V \pm 10 \, ^{\circ}\text{v}, \\ V_{\text{SS}} = \text{GND} \\ \mu \text{PD8085A-2:} \ T_{A} = 0 \, ^{\circ}\text{C} \text{ to } + 70 \, ^{\circ}\text{C}, \ V_{\text{CC}} = +5 \, V \pm 5 \, ^{\circ}\text{v}, \ V_{\text{SS}} = \text{GND} \end{array}$

			Limits	•		Test
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input voltage low	V _{IL}	V _{SS} -0.5	ō	V _{SS} +0.8	۷	
Input voltage high	V _{IH}	2.0		V _{CC} +0.5	V	
Output voltage low	V _{OL}			+0.45	V	$I_{0L} = 2.0 \text{ mA},$ $I_{0H} = -400 \mu\text{A},$ (Notes 1 & 2)
Output voltage high	V _{OH}	2.4			V	$I_{0H} = -400 \mu\text{A},$ $I_{0L} = 2 \text{mA},$ (Notes 1 & 2)
Input leakage current	ILI			± 10(1)	μA	0 V≤V _{IN} ≤V _{CC}
Output leakage current	LO			± 10(1)	μA	0.45 V ≤ V _{OUT} ≤ V _{CC}
Input level low, reset	Vilr	-0.5		+0.8	۷	
Input level high, reset	V _{iHR}	2.4		V _{CC} +0.5	۷	
Hysteresis, reset	V _{HY}	0.25			۷	
X1, X2 input voltage high	V _{IHX}	4.0		V _{CC} +0.5	۷	
Power supply current (V _{CC}) µPD8085A-2	I _{CC} (AV)			170	mA	t _{CY} min
μPD8085AH, μPD8085AH-2				135	mA	t _{CY} min, (Note 3

(1) Minus (-) designates current flow out of the device.

(2) On all outputs.

(3) Maximum unit test.

AC Characteristics

 μ PD8085A-2: T_A = 0°C to +70°C, V_{CC} = 5 V ±5%

	DDOODE NULO T	0001	$+70^{\circ}C, V_{CC} = 5 V \pm 10\%$
p	p. 00000/111 4. 14	-0010	

			Li	mits			
	-	μ PD8	085AH	μ PD8085AH-	2, µPD8085A-2		Test
Parameter	Symbol	Min	Max	Min	Max	Unit	Conditions
CLK cycle period	tCYC	320	2000	200	2000	ns	
CLK low time	t ₁	80		40		ns	
CLK high time	t ₂	120		70		ns	
CLK rise time	t _r		30		30	ns	
CLK fall time	t _f		30		30	n\$	
X1 rising to CLK rising	t _{XKR}	30	120	30	100	n\$	
X1 rising to CLK falling	t _{XKF}	30	150	30	110	ns	
A ₈ -A ₁₅ valid to leading edge of CONTROL	t _{AC}	270		115		ns	(Note 1)
A ₀ -A ₇ valid to leading edge of CONTROL	t _{ACL}	240		115		ns	
A ₀ -A ₁₅ valid to data input	t _{AD}		575		350	ns	
Address float after leading edge of $\overline{\text{RD}}$ (INTA)	t _{AFR}		0		0	ns	
A ₈ -A ₁₅ valid before trailing edge of ALE	t _{AL}	115		50		ns	(Note 1)
$A_0 - A_7$ valid before trailing edge of ALE	1 _{ALL}	90		50		ns	
READY valid from address valid	t _{ARY}		220		100	ns	
A8-A15 valid after CONTROL	t _{CA}	120		60		ns	
Nidth of control low (RD, WR, INTA)	t _{CC}	400		230		ns	
Trailing edge of CONTROL to leading adge of ALE	t _{CL}	50		25		ns	
Data valid to trailing edge of WR	t _{DW}	420		230		ns	
LDA to bus enable	t _{HABE}		210		150	ns	
Bus float after HLDA	tHABF		210		150	ns	
LDA valid to trailing edge of CLK	thack	110		40		ns	
HOLD hold time	t _{HDH}	0		D		ns	
HOLD setup time to trailing edge of CLK	thds	170		120		ns	
NTR hold time	tinh	0		0		ns	
NTR, RST, TRAP setup time to railing edge of CLK	tins	160		150		ПS	
Address hold time after ALE	t _{LA}	100		50		ns	
railing edge of ALE to leading edge f CONTROL	t _{LC}	130		60		ns	
LE low time during CLK high	tLCK	100		50	·····	ns	
LE to valid data input during read	t _{LDR}		460		270	ns	
LE to valid data during write	tLDW		200	· · ·	120	ns	
LE pulse width	t _{LL}	140		80		ns	
			110				

AC Characteristics (cont)

 $\begin{array}{l} \mu PD8085A.2; \ T_{A}=0\,^{\circ}C \ to \ +70\,^{\circ}C, \ V_{CC}=5 \ V \pm 5 \ \% \\ \mu PD8085AH, \ \mu PD8085AH.2; \ T_{A}=0\,^{\circ}C \ to \ +70\,^{\circ}C, \ V_{CC}=5 \ V \pm 10 \ \% \end{array}$

			L	imits			
	-	μ PD 81	085AH	µPD8085AH-2	2, µPD8085A-2	-	Test
Parameter	Symbol	Min	Max	Min	Max	Unit	Conditions
Trailing edge of \overline{RD} to re-enabling of address	^t RAE	150		90		ns	
RD (or INTA) to valid data	t _{RD}		300		150	ns	
Trailing edge of CONTROL to leading edge of next CONTROL	t _{RV}	400		220		ns	
Data hold time after RD (INTA)	t _{RDH}	0		0		ns	(Note 7)
READY hold time	t _{RYH}	0		0		ns	
READY setup time to leading edge of CLK	t _{RYS}	110		100		ns	
Leading edge data valid after trailing edge of WR	two	100		60		ns	
Leading edge of WR to data valid	twdl.		40		20	ns	

Note:

(1) A₈-A₁₅ address specs apply to IO/M. S₀ and S₁ except A₈-A₁₅ are undefined during T₄-T₆ of OF cycle whereas IO/M, S₀ and S₁ are stable.

(2) Test conditions: $t_{CYC} = 320 \text{ ns} (8085 \text{AH})/200 \text{ ns} (8085 \text{A-}2) \text{ C}_L = 150 \text{ pF}$

(3) For all output timing except where C_L = 150 pF use the following correction factors: 25 pF, C_L = 150 pF: $-0.10\,ns/pF$ 150 pF, C_L = 300 pF: $+0.3\,ns/pF$

(4) Output timings are measured with purely capacitive load.

(5) All timings are measured as the following: Output voltage: $V_L = 0.8 V$, $V_H = 2.0 V$ Input voltage: 1.5 V; t_p , $t_f = 20 ns$

(6) To calculate timing specifications at other values of t_{CYC} use Bus Timing Specifications.

(7) Data hold time is guaranteed under all loading conditions.

Bus Timing Specifications

t_{CYC} as a Dependent

	Timi	ng Formula	
Symbol	μ PD8085AH	μ PD8085A-2, μ PD8085AH-2	 Min/Max
t _{AL}	(1/2) t _{CY} -45	$(1/2) t_{CY} - 50$	Min
t _{LA}	$(1/2) t_{CY} - 60$	(1/2) t _{CY} - 50	Min
t _{LL}	$(1/2) t_{CY} - 20$	(1/2) t _{CY} - 20	Min
t _{LCK}	(1/2) t _{CY} -60	(1/2) t _{CY} - 50	Min
t _{LC}	$(1/2) t_{CY} - 30$	(1/2) t _{CY} -40	Min
t _{AD}	(5/2+N) t _{CY} -225	(5/2+N) t _{CY} -150	Max
t _{RD}	(3/2+N) t _{CY} - 180	(3/2+N) t _{CY} -150	Max
t _{RAE}	(1/2) t _{CY} -10	$(1/2) t_{CY} - 10$	Min
t _{CA}	$(1/2) t_{CY} - 40$	$(1/2) t_{CY} - 40$	Min
t _{DW}	$(3/2+N) t_{CY}-60$	(3/2+N) t _{CY} -70	Min
twp	(1/2) t _{CY} -60	$(1/2) t_{CY} - 40$	Min
t _{WD}	(1/2) t _{CY} -60	(1/2) t _{CY} -40	

	Timi	ng Formula	
Symbol	µ PD8085AH	μ PD8085A-2, μ PD8085AH-2	Min/Max
tcc	$(3/2+N) t_{CY} - 80$	(3/2+N) t _{CY} -70	Min
tcl	(1/2) t _{CY} -110	(1/2) t _{CY} - 75	Min
tARY	(3 / 2) t _{CY} - 260	(3/2) t _{CY} - 200	Мах
t _{hack}	(1/2) t _{CY} - 50	(1/2) t _{CY} -60	Min
t _{HABF}	(1/2) t _{CY} +50	(1/2) t _{CY} - 50	Мах
t _{HABE}	(1/2) t _{CY} +50	(1/2) t _{CY} - 50	Max
t _{AC}	$(2/2) t_{CY} - 50$	(2 / 2) t _{CY} - 85	Min
t ₁	$(1/2) t_{CY} - 80$	(1/2) t _{CY} - 60	Min
t ₂	$(1/2) t_{CY} - 40$	(1/2) t _{CY} -30	Min
t _{RV}	(3 / 2) t _{CY} - 80	(3 / 2) t _{CY} - 80	Min
1 _{LDR}	(4 / 2 + N) t _{CY} - 180	(4 / 2 + N) t _{CY} - 130	Max


Note:

(1) N = Number of WAIT state.




Timing Waveforms


Clock Timing Waveform




Hold Timing




8085AH Bus Timing Read Operation



Write Operation




Read Operation with Wait Cycle (same Ready Timing Applies to Write Operation)





Timing Waveforms (cont)

Interrupt and Hold Timing



Functional Description

The μ PD8085A contains six 8-bit data registers, an 8-bit accumulator, four testable flag bits, and an 8-bit parallel binary arithmetic unit. The μ PD8085A also provides decimal arithmetic capability and it includes 16-bit arithmetic and immediate operators which greatly simplify memory address calculations, and high speed arithmetic operations.

The μ PD8085A has a stack architecture wherein any portion of the external memory can be used as a last in/first out (LIFO) stack to store/retrieve the contents of the accumulator, the flags, or any of the data registers.

The μ PD8085A also contains a 16-bit stack pointer to control the addressing of this external stack. One of the major advantages of the stack is that multiple level interrupts can easily be handled since complete system status can be saved when an interrupt occurs and then restored after the interrupt is complete. Another major advantage is that almost unlimited subroutine nesting is possible.

The μ PD8085A was designed with speed and simplicity of the overall system in mind. The multiplexed address/data bus increases available pins for advanced functions in the processor and peripheral chips while providing increased system speed and less critical timing functions. All signals to and from the μ PD8085A are fully TTL-compatible.

The internal interrupt structure of the μ PD8085A features 4 levels of prioritized interrupt with three levels internally maskable.


Communication on both the address lines and the data lines can be interlocked by using the HOLD input. When the hold acknowledge (HLDA) signal is issued by the processor, its operation is suspended and the address, data and control lines are forced to be in the FLOATING state. This permits other devices, such as direct memory access channels (DMA), to be connected to the address and data buses.

The μ PD8085A features internal clock generation with status outputs available for advanced read/write timing and memory/IO instruction indications. The clock may be crystal controlled, RC controlled, or driven by an external signal.

On-chip serial in/out port is available and controlled by the newly added RIM and SIM instructions.



Processor State Transition Diagram





Clock Inputs

As stated, the timing for the μ PD8085A may be generated in one of two ways: crystal, or external clock. Recommendations for these methods are shown below. Note the input frequency must be twice the internal operating frequency.

Status Outputs

The status outputs are valid during ALE time and have the following meaning:

	S ₁	S ₀
Halt	0	0
Write	0	1
Read	1	0
Fetch	1	1

These pins may be decoded to portray the processor's data bus status.


Interrupts


The μ PD8085A has five interrupt pins available to the user. INTR is operationally the same as the 8080 interrupt request, three (3) internally maskable restart interrupts: RESTART 5.5, 6.5, and 7.5, and TRAP, a non-maskable restart.

Priority	Interrupt	Restart Address
Highest	TRAP	24 ₁₆
	RST 7.5	3C ₁₆
	RST 6.5	34 ₁₆
	RST 5.5	2C ₁₆
Lowest	INTR	


INTR, RST 5.5 and RST 6.5 are all level sensing inputs while RST 7.5 is set on a rising-edge. TRAP, the highest priority interrupt, is non-maskable and is set on the rising-edge or positive level. It must make a low-to-high transition and remain high to be seen, but it will not be generated again until it makes another low-to-high transition.














Serial I/O

Serial input and output is accomplished with two new instructions not included in the 8080: RIM and SIM. These instructions serve several purposes: serial I/O, and reading or setting the interrupt mask.


The RIM (Read Interrupt Mask) instruction is used for reading the interrupt mask and for reading serial data. After execution of the RIM instruction the ACC content is as follows:



Note:

(1) After the TRAP interrupt, the RIM instruction must be executed to preserve the status of IE.

The SIM (Set Interrupt Mask) instruction is used to program the interrupt mask and to output serial data. Presetting the ACC for the SIM instruction has the following meaning:



Instruction Set

The instruction set includes arithmetic and logical operators with direct, register, indirect, and immediate addressing modes.

Move, load, and store instruction groups provide the ability to move either 8 or 16 bits of data between memory, the six working registers and the accumulator using direct, register, indirect, and immediate addressing modes.

The ability to branch to different portions of the program is provided with direct, conditional, or computed jumps. Also, the ability to call and return from subroutines is provided both conditionally and unconditionally. The RESTART (or single byte call instruction) is useful for interrupt vector operation. Conditional jumps, calls and returns execute based on the state of the four testable flags (sign, zero, parity and carry). The state of each flag is determined by the result of the last instruction executed that affected flags. (See Instruction Set Table)

The sign flag is set (high) if bit 7 of the result is a "1"; otherwise it is reset (low). The zero flag is set if the result is "0"; otherwise it is reset. The parity flag is set if the modulo 2 sum of the bits of the result is "0" (even parity); otherwise (odd parity) it is reset. The carry flag is set if the last instruction resulted in a carry or a borrow out of the most significant bit (bit 7) of the result; otherwise it is reset.

In addition to the four testable flags, the μ PD8085A has another flag (ACY) that is not directly testable. It is used for multiple precision arithmetic operations with the DAA instruction. The auxiliary carry flag is set if the last instruction resulted in a carry or a borrow from bit 3 into bit 4; otherwise it is reset.

Double precision operators such as stack manipulation and double add instructions extend both the arithmetic and interrupt handling capability of the μ PD8085A. The ability to increment and decrement memory, the six general registers, and the accumulator are provided as well as extended increment and decrement instructions to operate on the register pairs and stack pointer. Further capability is provided by the ability to rotate the accumulator left or right through or around the carry bit.

Input and output may be accomplished using memory addresses as I/O ports or the directly addressed I/O provided for in the μ PD8085A instruction set.

Two instructions, RIM and SIM, are used for reading and setting the internal interrupt mask as well as input and output to the serial I/O port.

The special instruction group completes the μ PD8085A instruction set: NOP, HALT stop processor execution; DAA provides decimal arithmetic capability; STC sets the carry flag; CMC complements it; CMA complements the contents of the accumulator; and XCHG exchanges the contents of two 16-bit register pairs directly.

Data and Instruction Formats

Data in the μ PD8085A is stored as 8-bit binary integers. All data/instruction transfers to the system data bus are in the following format:

D7	D ₆	D ₅	D4	D3	D ₂	D ₁	Do
MSB			DATA	WORD)		LSB



Instructions are one, two, or three bytes long. Multiple byte instructions must be stored in successive locations of program memory. The address of the first byte is used as the address of the instruction.

te Instru	ictions						-	Typical Instructions
D ₆	D ₅	D₄	D ₃	D ₂	D ₁	Do	OP CODE	Register to register, memory referance, arithmetic or logical,
								rotate, return, push, pop, enable, or diable interrupt instructions
te Instru	ctions					-	-	
D ₆	D ₅	D4	D ₃	D ₂	D ₁	Do	OP CODE	Immediate mode or I/O instructions
D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	OPERAND	
yte Inst	ructions	5			L		-	
D ₆	D ₅	D4	D ₃	D ₂	D ₁	D ₀		Jump, call or direct load and store instructions
D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		ESS OR OPERAND 1
D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	Do		RESS OR OPERAND 2
	D ₆ te Instru D ₆ tyte Inst D ₆ D ₆	te Instructions D_6 D_5 D_6 D_5 byte Instructions D_6 D_5 D_6 D_5	D_6 D_5 D_4 te Instructions D_6 D_5 D_4 D_6 D_5 D_4 tyte Instructions D_6 D_5 D_4 D_6 D_5 D_4	D_6 D_5 D_4 D_3 te Instructions D_6 D_5 D_4 D_3 D_6 D_5 D_4 D_3 tyte Instructions D_6 D_5 D_4 D_3 D_6 D_5 D_4 D_3	D_6 D_5 D_4 D_3 D_2 te Instructions D_6 D_5 D_4 D_3 D_2 Update in the second seco	D_6 D_5 D_4 D_3 D_2 D_1 te Instructions D_6 D_5 D_4 D_3 D_2 D_1 D_6 D_5 D_4 D_3 D_2 D_1 te Instructions D_6 D_5 D_4 D_3 D_2 D_1 type Instructions D_6 D_5 D_4 D_3 D_2 D_1 D_6 D_5 D_4 D_3 D_2 D_1	$\begin{array}{c c c c c c c c } \hline D_6 & D_5 & D_4 & D_3 & D_2 & D_1 & D_0 \\ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	D_6 D_5 D_4 D_3 D_2 D_1 D_0 OP CODEte Instructions D_6 D_5 D_4 D_3 D_2 D_1 D_0 OP CODEOP CODEUP CODE <td< td=""></td<>

Instruction Cycle Times

One to five machine cycles (M_1-M_5) are required to execute an instruction. Each machine cycle involves the transfer of an instruction or data byte into the processor or a transfer of a data byte out of the processor (the sole exception being the double add instruction). The first one, two or three machine cycles obtain the instruction from the memory or an interrupting I/O controller. The remaining cycles are used to execute the instruction. Each machine cycle requires from three to five clock times (T1-T5).

Machine cycles and clock states used for each type of instruction are shown below.

Instruction Type	Machine Cycles Executed Min / Max	Clock Status Min/Max
ALU R	1	4
СМС	1	4
СМА	1	4
DAA	1	4
DCR R	1	4
DI	1	4
El	1	4
INR R	1	4
MOV R, R	1	4
NOP	1	4
ROTATE	1	4
RIM	1	4
SIM	1	4
STC	1	4
ХСНС	1	4
HLT	1	5
DCX	1	6
INX	1	6
PCHL	1	6

Instruction Type	Machine Cycles Executed Min / Max	Clock Status Min/Max
RET COND.	1/3	6/12
SPHL	1	6
ALU I	2	7
ALU M	2	7
JNC	2/3	7 / 10
LDAX	2	7
MVI	2	7
MOV M, R	2	7
MOV R, M	2	7
STAX	2	7
CALL COND.	2/5	9 / 18
DAD	3	10
DCR M	3	10
IN	3	10
INR M	3	10
JMP	3	10
LOAD PAIR	3	10
MVIM	3	10
рит	3	10
POP	3	10
RET	3	10
PUSH	3	12
RST	3	12
LDA	4	13
STA	4	13
LHLD	5	16
SHLD	5	16
XTHL.	5	16
CALL	5	18

			-	90 0	Operation Code(2)	ode(2)					Flag	Flags(4)	
Mnemonic(1)	Description	07	ő	<u>5</u>	D 4	ő	D2	D1 D0	Cycles(3)	Sign	Zero	Parity	Carry
Move													
MOV d, s	Move register to register	0	-	σ	p	p	s	s s	4				
MOV M, s	Move register to memory	0	-		-	0	s	s s	7				
MOV d, M	Move memory to register	0	-	σ	ъ	σ		1	7				
MVI d, D8	Move immediate to register	0	0	σ	σ	σ	-	0	7				
MVI M. D8	Move immediate to memory	0	0	-	-	0	+	1	10				
Increment / Decrement	rement												
INR d	Increment register	0	0	p	р	p	+	0 0	4	•	•	•	
DCR d	Decrement register	0	0	σ	р	р	1	0 1	4	•	•	•	
INR M	Increment memory	0	0	-		0	-	0 0	9	•	•	•	
DCR M	Decrement memory	0	0	-	-	0	-	1	10	•	•	•	
NLU - Register	ALU – Register to Accumulator												
ADD s	Add register to A	-	0	0	0	0	s	s s	4	•	•	•	٠
ADC s	Add register to A with carry	Ŧ	0	0	0		s	s s	4	•	•	•	•
SUB s	Subtract register from A	-	0	0		0	s	s s	4	•	•	•	•
SUBB s	Subtract register from A with borrow	-	0	0	-	-	s	s	4	•	-	•	•
ANA S	AND register with A	-	0	-	0	0	s	s	4	•	•	•	0
XRA s	Exclusive OR register with A	-	0	-	0	-	s	s s	4	•	•	•	0
ORA S	OR register with A	-	0	-	-	0	s	s	4	•	•	•	0
CMP s	Compare register with A	-	0	-	1	-	s	s s	4	•	•	•	•
ALU — Memory	ALU — Memory to Accumulator												
ADD M	Add memory to A	-	0	0	0	0	1	1 0	7	•	•	•	•
ADC M	Add memory to A with carry	F	0	0	0	+	1	1	7	•	•	•	•
SUB M	Subtract memory from A	-	0	0	-	0	_	0	7	•	•	•	•
SBB M	Subtract memory from A with borrow	-	0	0	-	-	-	1	7	•	•	•	•
ANA M	AND memory with A	-	0	-	0	0	-	0	7	•	•	•	0
XRA M	Exclusive OR memory with A	-	0	-	0	-	-	1 0	7	•	•	•	0
ORA M	OR memory with A	-	0	-	-	0		1	7	•	•	•	0
CMP M	Compare memory with A	-	0	-	-	-		1	7	•	•	•	•
ALU — Immedia	ALU — Immediate to Accumulator												
ADI D8	Add immediate to A	F	1	0	0	0	+	1 0	7	•	•	•	•
									•				

4-40

μ**PD8085A/AH**

Powered by ICminer.com Electronic-Library Service CopyRight 2003



-
cont
Set (
stion
struc
Ĩ

I) Description Dr. Description Dr. Description					4		10/2724							1	
Off Intercline formitation Off Intercline formitation Off Intercline formitation Other	Unomorta(4)	Passaint for	2	é	5			l			- 15	1	Liag:	Dautes	
montained from A 1 1 0 1 1 0 7 6 6 Solutat frimedia from A 1 1 1 1 1 0 7 6 6 6 Solutat frimedia from A 1 1 1 1 1 0 7 6 6 6 Solutat frimedia from A 1 1 1 1 1 0 7 6 6 6 Solutat frimedia from A 1	ALLI humodici	Vescription to Assumitator (sout)	5	5	5	3		5			(1)	uBie	287	Parity	carry
Suttocal immediate from A 1 1 0 7 • • • All immediate from A with burnow 1															
Subtract function 1	SUI D8	Subtract immediate from A		-	0	-	0	1	1			•	•	•	•
Aft immediate with Å 1	SBI D8	Subtract immediate from A with borrow		-	0		-	-	1 0			•	•	•	•
Exclusione Of Immediate with A 1 </td <td>ANI D8</td> <td>AND immediate with A</td> <td>-</td> <td>-</td> <td>-</td> <td>0</td> <td>0</td> <td>-</td> <td>-</td> <td></td> <td></td> <td></td> <td>•</td> <td>•</td> <td>0</td>	ANI D8	AND immediate with A	-	-	-	0	0	-	-				•	•	0
Of investate with λ I I	XRI D8	Exclusive OR immediate with A	-	-	-	0	-	-	-			•	•	•	0
Image Compare immediate with A 1	ORI D8	OR immediate with A	-	-	-	-	0	-				•	•	•	0
After Aff. MSB to carry (8-bi) 0 0 0 1 1 4 Relate A tight through carry (9-bi) 0 0 0 1 1 1 4 Relate A tight through carry (9-bi) 0 0 0 1 1 1 4 Relate A tight through carry (9-bi) 0 0 0 1 1 1 4 Jump ontoration 0 0 0 0 1 1 1 4 Jump ontoration 1 1 0 0 0 1 1 4 Jump ontoration 1 1 0 0 1 1 1 4 Jump ontoration 1 1 0 1 1 1 1 1 Jump on target Jump on target Jump on target 1 1 1 1 1 Jump on target Jump on target Jump on target 1 1 1 1 1 1	CPI D8	Compare immediate with A	-	-	+	-	-	-	1			•	•	•	•
Reate Aer, MSS to carry (8-bi) 0 0 0 1 1 1 4 Raate A right, LSS to carry (8-bi) 0 0 0 1 1 1 4 Raate A right, LSS to carry (8-bi) 0 0 0 1 1 1 4 Raate A right through carry (9-bi) 0 0 0 1 1 1 4 Jump on record 1 1 0 0 0 1 1 4 Jump on record 1 1 0 0 0 1	ALU — Rotate														
Rotate A right. ISB to carry (9-bi) 0 0 0 1 1 1 4 Rotate A right through carry (9-bi) 0 0 1 1 1 1 4 Jump unconditional Jump on rot zero 1 1 0 0 0 1 1 1 4 Jump on rot zero 1 1 0 0 0 1 1 1 4 Jump on rot zero 1 1 0 0 1 0 1	RLC	Rotate A left, MSB to carry (8-bit)	0	0	0	0	0	-	-						•
Retare her through carry (3-bit) 0 0 1 1 1 1 1 4 Rotare A ref through carry (3-bit) 0 0 1 1 1 1 4 Jump unconditonal 1 1 0 0 0 1 1 4 Jump unconditonal 1 1 0 0 0 1 1 4 Jump on carry 1 1 0 0 0 1 0 7/10 Jump on carry 1 1 1 0 1 0 7/10 7/10 Jump on carry 1 1 1 1 0 1 0 7/10 Jump on carry 1 1 1 1 1 0 7/10 Jump on carry 1 1 1 1 1 1 1 Jump on carry 1 1 1 1 1 1 1 Jump on carry <td>RRC</td> <td>Rotate A right, LSB to carry (8-bit)</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td></td> <td>-</td> <td>-</td> <td>4</td> <td></td> <td></td> <td></td> <td></td> <td>•</td>	RRC	Rotate A right, LSB to carry (8-bit)	0	0	0	0		-	-	4					•
Radate A right through carry (9-bit) 0 0 1 1 1 1 1 Jump on carry Jump on carry Jump on carry 1 1 0 0 0 1 1 1 1 Jump on carry Jump on carry Jump on carry 1 1 0 0 0 1 0 1 1 0 Jump on carry Jump on carry 1 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 1 0 1 1 0 0 1 1 0 1	RAL	Rotate A left through carry (9-bit)	0	0	0		0	-		4					•
Jurpo unconditional 1 1 0 0 0 1 1 Jurpo un not zero 1 1 0 0 0 1 0 1 1 Jurpo on not zero 1 1 0 0 0 1 0 1 0 Jurpo on zero Jurpo no zervy 1 1 1 0 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 1 1	RAR	Rotate A right through carry (9-bit)	0	0	0	۰	1	+	1	4					•
Jump unconditional 1 1 0 0 0 1 1 Jump on ratio Jump on ratio 1 1 0 0 0 1 0 Jump on ratio Jump on zero 1 1 0 0 0 1 0 Jump on zero Jump on zero 1 1 1 0 0 1 0 Jump on notarry Jump on partity outd 1 1 1 0 1 0 1 0 Jump on partity outd Jump on partity even 1 1 1 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1	Jump														
Jump on ratero 1 1 0 0 0 1 0 Jump on zero Jump on zero 1 1 0 0 1 0 0 Jump on zero Jump on zero 1 1 0 1 0 1 0 Jump on carry Jump on parity odd 1 1 1 0 1 0 1 0 Jump on parity odd 1 1 1 1 1 0 1 0 1 0 Jump on parity wen 1 1 1 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 1 1 1 0 1 <	JMP ADDR	Jump unconditional	-		0	0	0	0	-	10					
Jumpon zero 1 1 0 1 0 1 0 Jumpon nocarry Jumpon nocarry 1 1 0 1 0 1 0 Jumpon nocarry Jumpon parity odd 1 1 0 1 1 0 Jumpon parity odd Jumpon parity odd 1 1 1 1 0 1 0 Jumpon parity oven 1 1 1 1 1 0 1 0 Jumpon parity oven 1 1 1 1 1 1 1 0 1 0 Jumpon parity oven 1 1 1 1 1 1 1 0 1 0 Jumpon minus Eall unconditional 1 1 1 1 1 0 1	JNZ ADDR	Jump on not zero	-		0	0	0	0	-		0				
Jump on nearry 1 1 0 1 0 1 0 Jump on carry Jump on carry 1 1 0 1 0 1 0 Jump on carry Jump on carry 1 1 1 0 1 0 1 0 Jump on parity odd Jump on parity even 1 1 1 0 0 1 0 Jump on parity even 1 1 1 1 1 0 1 0 Jump on parity even 1 1 1 1 1 0 1 0 Jump on minus 1 1 1 1 1 1 0 1 1 R Call on not zero 1 1 1 0 1 1 0 1 1 1 1 0 1	JZ ADDR	Jump on zero	-	-	0	0		0	-		0				
Jump on carry Jump on carry 1 1 1 0 1 0 Jump on parity odd 1 1 1 1 0 0 1 0 Jump on parity odd 1 1 1 1 1 0 0 1 0 Jump on parity even 1 1 1 1 0 1 0 1 0 Jump on parity even 1 1 1 1 1 0 1 0 Jump on minus 1 1 1 1 1 0 1 0 1 0 R Call unconditional 1 1 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1	JNC ADDR	Jump on no carry	-	-	0	-	0	0			0				
Jump on parity odd 1 1 1 0 0 1 0 Jump on parity even 1 1 1 1 0 1 0 1 0 Jump on parity even 1 1 1 1 0 1 0 1 0 Jump on parity even 1 1 1 1 0 1 0 1 0 Jump on minus 1 1 1 1 1 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 </td <td>JC ADDR</td> <td>Jump on carry</td> <td>-</td> <td>-</td> <td>0</td> <td>-</td> <td>-</td> <td>0</td> <td></td> <td></td> <td>0</td> <td></td> <td></td> <td></td> <td></td>	JC ADDR	Jump on carry	-	-	0	-	-	0			0				
Jump on parity even 1 1 1 0 1 0 1 0 Jump on positive Jump on positive 1 1 1 1 1 0 1 0 Jump on positive Jump on positive 1 1 1 1 0 1 0 Jump on minus Jump on minus 1 1 1 1 0 1 0 R Call unconditional 1 1 1 0 0 1 1 0 Call on zero 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 <td>JPO ADDR</td> <td>Jump on parity odd</td> <td>-</td> <td>-</td> <td>-</td> <td>0</td> <td>0</td> <td>0</td> <td>-</td> <td></td> <td>0</td> <td></td> <td></td> <td></td> <td></td>	JPO ADDR	Jump on parity odd	-	-	-	0	0	0	-		0				
Jump on positive 1 1 1 1 0 1 0 Jump on minus Jump on minus 1 1 1 1 1 0 1 0 Aump on minus Immonitius 1 1 1 1 1 0 1 0 R Call unconditional 1 1 1 0 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 1 1 0	JPE ADDR	Jump on parity even	-	-	-	0	-	0	-		0				
Jump on minus 1 1 1 1 0 1 0 R Call unconditional 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0	JP ADDR	Jump on positive	-	-	-	-	0	0			0				
3 Call unconditional 1 1 0 1 1 0 1 Call on not zero 1 1 0 0 1 1 0 1 0 1 Call on not zero 1 1 0 0 0 1 1 0 0 Call on not zero 1 1 1 0 1 1 0 0 Call on no carry 1 1 1 0 1 1 0 0 Call on no carry 1 1 1 0 1 1 0 0 Call on parity odd 1 1 1 1 1 0 1 0 0 Call on parity even 1 1 1 1 1 0 1 0 0 Call on positive 1 1 1 1 1 1 0 0 0 Call on positive 1 1 1 1 1 1 0 0 0 0	JM ADDR	Jump on minus	-	-		-	-	0			0				
R Call unconditional 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 1 1 0 1 0 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 0 1 0 0 1 1 0 0 1 1 0 0 1 0 0 1 0 0 1 0 0 1 1 0 0 1 0 0 1 0 0 1 1 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0	Call														
Call on not zero 1 1 0 0 1 0 0 Call on not zero Call on carry 1 1 0 0 1 1 0 0 Call on carry 1 1 1 0 1 1 0 0 Call on carry 1 1 1 0 1 1 0 0 Call on parity odd 1 1 1 1 1 0 0 0 Call on parity even 1 1 1 1 0 1 0 0 Call on parity even 1 1 1 1 0 1 0 0 Call on parity even 1 1 1 1 0 1 0 0 Call on parity even 1 1 1 1 1 0 0 0	CALL ADDR	Call unconditional	1	۰	0	0	1	-	0 1	18					
Call on zero 1 1 0 1 1 0 0 Call on carry 1 1 0 1 0 1 0 0 Call on carry 1 1 0 1 0 1 0 0 Call on carry 1 1 1 0 1 1 0 0 Call on parity odd 1 1 1 1 1 0 1 0 0 Call on parity even 1 1 1 1 0 1 0 0 Call on parity even 1 1 1 1 0 1 0 0 Call on parity even 1 1 1 1 1 0 0 0 Call on parity even 1 1 1 1 1 0 0 0 0 Call on parity even 1 1 1 1 1 0 0 0 0	CNZ ADDR	Call on not zero	-	-	0	0	0				80				
Call on no carry 1 1 0 1 0 0 Call on carry 1 1 0 1 1 1 0 0 Call on parity odd 1 1 1 0 1 1 0 0 0 Call on parity odd 1 1 1 1 0 1 0 0 Call on parity even 1 1 1 1 0 1 0 0 Call on positive 1 1 1 1 0 1 0 0 Call on positive 1 1 1 1 1 0 0 0 Call on minus 1 1 1 1 1 0 0 0 0	CZ ADDR	Call on zero	-		0	0	-	-			80				
Call on carry 1 1 0 1 1 0 0 0 0 0 0 0 0 1 1 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 1 1 0 1 0 <	CNC ADDR	Call on no carry	-	-	0	-	0	-			8		-		
CAll on parity even 1 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 1 1 0 1 1 0 1 1 0 1 0	CC ADDR	Call on carry	-	-	0	-	-	-			8				
Call on parity even 1 1 1 0 1 0	CP0 ADDR	CAII on parity odd		-	-	0	0	-			8				
Call on positive 1 1 1 1 0	CPE ADDR	Call on parity even	-	-	-	0	-				80				
Call on minus 1 1 1 1 1 0 0	CP ADDR	Call on positive	-	-	-	-	0	-			~				
	CM ADDR	Call on minus		-	-		-	-			8				



μ**PD8085A/AH**

				å	ration (Operation Code(2)	_				Œ	Flags(4)	
Mnemonic(1)	Description	6	å	D5	0 4	2	- -	D1 D0	Cycles(3)	Sign	Zero	Parity	Carry
Call (cont)													
Return													
RET	Return	F	۰-	0	0	÷	0	1	10				
RNZ	Return on not zero	-	-	0	0	0	0	0 0	6/12				
RZ	Return on zero		-	0	0		0	0 0	6/12				
RNC	Return on no carry	-	-	0	-	0	0	0 0	6/12				
RC	Return on carry	Ŧ	-	0	-	-	0	0	6/12				
RPO	Return on parity odd	-	-		0	0	0	0 0	6/12				
RPE	Return on parity even	-	-	-	0	-	0	0	6/12				
RP	Return on positive	-	-	-	-	0	0	0 0	6/12				
RM	Return on minus	-	-	-	-	-	0	0 0	6/12				
Load Register Pair	I 1												
LXI B, D16	Load immediate register pair BC	0	0	0	0	0	0	1	10				
LXI D, D16	Load immediate register pair DE	0	0	0		0	0	0	10				
LXI H, D16	Load immediate register pair HL	0	0	-	0	0	0	1	¢				
LXI SP, D16	Load immediate stack pointer	0	0	-	-	0	0	0 1	10				
Push													
PUSH B	Push register pair BC on stack	-	۰	0	0	0	۰	0 1	12				
PUSH D	Push register pair DE on stack	, -		0	-	0		0	12				
PUSH H	Push register pair HL on stack	1	÷	٢	0	0	٢	0 1	12				
PUSH PSW	Push A and flags on stack	-	-		-	0	-	0	12				
Pop													
POP B	Pop register pair BC off stack	+	-	0	0	0	0	0 1	10				
POP D	Pop register pair DE off stack	-	-	0	-	0	0	0 1	10				
H dO4	Pop register pair HL off stack	Ţ	-	1	0	0	0	0 1	10				
POP PSW	Pop A and flags off stack	1	-		-	0	0	1	10	•	•	•	•
Double Add													
DAD R	Add BC to HL	0	0	0	0	t-	0	0	10				•
DAD D	Add DE to HL	0	0	0	-	-	0	0	10				•
DAD H	Add HI to HL	0	0	-	0	-	0	0 1	10				•
00000													

Powered by ICminer.com Electronic-Library Service CopyRight 2003



				80	Operation Code(2)	:ode(2)					Flags(4)	
Mnemonic(1)	Description	D7	å	D5	D 4	D3	D2 [D1 D0	Cycles(3)	Sign	Zero Parity	Carry
Increment Register Pair	ter Pair											
INX B	Increment BC	0	0	0	0	0	0		Ģ			
O XNI	Increment DE	0	0	0	-	0	0	-	9			
H XN	Increment HL	o	0		0	0	0		9			
INX SP	Increment stack pointer	0	0	-	-	0	0	-	9			
Decrement Register Pair	ter Pair											
DCX B	Decrement BC	0	0	0	0	-	0	-	9			
DCX D	Decrement DE	0	0	0		-	0	-	9			
DCX H	Decrement HL	0	0	-	0		0	-	9			
DCX SP	Decrement stack pointer	0	0	-	-	-	0	-	9			
Register Indirect												
STAX B	Store A at ADDR in BC	0	0	Q	0	0	0	1	7			
STAX D	Store A at ADDR in DE	0	0	0		0	0	1	2			
LDAX B	Load A at ADDR in BC	0	0	0	0	-	0	0	2			
LDAX D	Load A at ADDR in DE	0	0	0	-	-	0	0	7			
Direct												
STA ADDR	Store A direct	0	0	÷		0	0	1	13			
LDA ADDR	Load A direct	0	0	-	-	-	0	0	13			
SHLD ADDR	Store HL direct	0	0	-	0	0	0	0	16			
LHLD ADDR	Load HL direct	0	0	-	0	-	0	0	16			
Move Register Pair	air											
XCHG	Exchange DE and HL register pairs	-		-	0	-	0	-	4			
ХТНL	Exchange top of stack and HL	ļ	-	-	0	0	0	-	16			
SPHL	HL to stack pointer	1	-	-	-	-	0	-	9			
PCHL	HL to program counter	-	-	-	0	-	0	1	9			
Input / Output												
IN A	Input	-		0	-	-	0	-	10			
OUT A	Output		-	0	-	0	0	1	10			
EI	Enable interrupts	-	-	-	-	-	0		4			
0	Disable interrupts	1	-	-	÷	0	0	-	4			
RIM	Read interrupt mask	0	0	-	0	0	0	0 0	4			
SIM	Set interrupt mask	0	0	۰	1	0	0	0 0	4			
RSTA	Dectart	Ŧ	-	•	4			-	ç			

4-43

Powered by ICminer.com Electronic-Library Service CopyRight 2003



μ**PD8085A/AH**

4

Immonify Description Dy	Matcription Dr Dr Dr Dr Dr Store Store <th>Matcription Dr Dr Dr Dr Dr Cycle (3) Sign Omblement A 0 0 1 0 1 1 1 1 4 Sign Omblement A 0 0 1 1 1 1 1 4 4 et carry 0 0 1 1 1 1 1 4 4 4 Omblement carry 0 0 1 1 1 1 1 4 4 4 Omblement carry 0 0 1 1 1 1 1 4 4 4 Unit operation 0 0 1 1 1 1 1 4</th> <th>Mnemonic(1)</th> <th>ł</th> <th></th> <th></th> <th>Oper</th> <th>Operation Code(2)</th> <th>ode(2)</th> <th></th> <th></th> <th></th> <th></th> <th>Ę</th> <th>Flags(4)</th> <th></th>	Matcription Dr Dr Dr Dr Dr Cycle (3) Sign Omblement A 0 0 1 0 1 1 1 1 4 Sign Omblement A 0 0 1 1 1 1 1 4 4 et carry 0 0 1 1 1 1 1 4 4 4 Omblement carry 0 0 1 1 1 1 1 4 4 4 Omblement carry 0 0 1 1 1 1 1 4 4 4 Unit operation 0 0 1 1 1 1 1 4	Mnemonic(1)	ł			Oper	Operation Code(2)	ode(2)					Ę	Flags(4)	
Amplement A O D <thd< th=""> D <thd< th=""><th>Opplement A 0 1 1 1 4 Bit carry 0 0 1 1 1 4 Dipplement Larry 0 0 1 1 1 4 - Opplement Larry 0 0 1 1 1 4 - - Demal adjist A 0 0 1 1 1 1 4 - - - Demal adjist A 0 0 1 1 1 1 4 - - - - - Opperation 0 0 1 1 1 1 4 -<!--</th--><th>Simplement ADefinitionDefinitionDefinitionDefinitionBet carryDD1114Domplement carryDD1114Domplement carryDD1114Domplement carryDD1114Derimal adjust ADD1114Derimal adjust ADDD1114Derimal adjust ADDDD004Derimal adjust ADDDDD04Derimal adjust ADDDDD04Do perationDDDDDD4DistrDDDDDDD4DistrDDDDDDDDDistrDDDDDDDDDistrDDDDDDDDDistrDDDDDDDDDDistrDDDDDDDDDDDistrDDDDDDDDDDDDistrDDDDDDDDDDDDistrDD<</th><th>1. Laurania</th><th>Description</th><th>2</th><th></th><th></th><th></th><th></th><th></th><th></th><th>Cycles(3)</th><th>Sign</th><th>Zero</th><th>Parity</th><th>Carry</th></th></thd<></thd<>	Opplement A 0 1 1 1 4 Bit carry 0 0 1 1 1 4 Dipplement Larry 0 0 1 1 1 4 - Opplement Larry 0 0 1 1 1 4 - - Demal adjist A 0 0 1 1 1 1 4 - - - Demal adjist A 0 0 1 1 1 1 4 - - - - - Opperation 0 0 1 1 1 1 4 - </th <th>Simplement ADefinitionDefinitionDefinitionDefinitionBet carryDD1114Domplement carryDD1114Domplement carryDD1114Domplement carryDD1114Derimal adjust ADD1114Derimal adjust ADDD1114Derimal adjust ADDDD004Derimal adjust ADDDDD04Derimal adjust ADDDDD04Do perationDDDDDD4DistrDDDDDDD4DistrDDDDDDDDDistrDDDDDDDDDistrDDDDDDDDDistrDDDDDDDDDDistrDDDDDDDDDDDistrDDDDDDDDDDDDistrDDDDDDDDDDDDistrDD<</th> <th>1. Laurania</th> <th>Description</th> <th>2</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th>Cycles(3)</th> <th>Sign</th> <th>Zero</th> <th>Parity</th> <th>Carry</th>	Simplement ADefinitionDefinitionDefinitionDefinitionBet carryDD1114Domplement carryDD1114Domplement carryDD1114Domplement carryDD1114Derimal adjust ADD1114Derimal adjust ADDD1114Derimal adjust ADDDD004Derimal adjust ADDDDD04Derimal adjust ADDDDD04Do perationDDDDDD4DistrDDDDDDD4DistrDDDDDDDDDistrDDDDDDDDDistrDDDDDDDDDistrDDDDDDDDDDistrDDDDDDDDDDDistrDDDDDDDDDDDDistrDDDDDDDDDDDDistrDD<	1. Laurania	Description	2							Cycles(3)	Sign	Zero	Parity	Carry
Complement A Description	Complement A Complement A<	Complement A Definition Definition	Miscellaneous													
Bit Carry 0 0 1	Bit Carry 0 0 1 1 1 1 4 Complement tarry 0 0 1 1 1 1 4 4 Decimal adjust 0 0 1 1 1 1 4 4 6 6 Decimal adjust 0 0 0 0 0 1 1 4 4 6 6 6 Decimal adjust 0 0 0 0 0 0 4 4 4 6 6 6 6 6 6 6 6 7 1 1 0 4 4 6	Bit Carry 0 0 1 1 1 1 4 Complement carry 0 0 1 1 1 1 4 Reinal adjust A 0 0 1 1 1 1 4 Reinal adjust A 0 0 0 0 1 1 1 4 Reinal adjust A 0 0 0 0 0 0 1 4 4 Reinal adjust A 0 0 1 1 1 1 4 4 4 Reinal A 0 0 1 1 1 1 4 4 4 Reinal A 0 0 1 1 1 1 4 4 4 4 Reinal A 0 1 1 1 1 1 1 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 5 5 5	OMA	Complement A	0	0			- -	ſ	-	4		- - -		
Omplement carry 0 0 1 1 1 1 4 Definient carry	Omplement carry 0 0 1 1 1 1 1 1 4 •	Omplement carry 0 0 1 1 1 1 1 4 Bernal adjust A 0 0 1 0 1 1 1 1 4 • Bernal adjust A 0 0 0 1 1 0 1 4 • • Opperation 0 0 1 1 1 1 1 4 • • all 1 1 1 1 1 1 1 1 4 • • all . 1	STC	Set carry	0	0			1	-	-	4				
Becinal adjust A 0 0 1 1 4 • • • Id 0 operation 0 0 0 0 0 0 4 •<	Bernal adjust A De nal adjust A De nal adjust A Pernal A Perna A Perna A Pernal A <td>Berinal adjust A 0 0 1 1 4 • looperation 0 0 0 0 0 0 4 • looperation 0 0 0 0 0 0 4 • latt 0 0 1 1 1 0 4 • latt 0 0 1 1 1 0 4 • status or expression or expression 1 1 0 1 0 5 • status or expression, or constant, always B2 of instruction antity, expression, or constant, always B32 of instruction status 0</td> <td>OMC</td> <td>Complement carry</td> <td>0</td> <td>0</td> <td>-</td> <td> _ _</td> <td>-</td> <td>F</td> <td>-</td> <td>4</td> <td></td> <td></td> <td></td> <td>1/Cy</td>	Berinal adjust A 0 0 1 1 4 • looperation 0 0 0 0 0 0 4 • looperation 0 0 0 0 0 0 4 • latt 0 0 1 1 1 0 4 • latt 0 0 1 1 1 0 4 • status or expression or expression 1 1 0 1 0 5 • status or expression, or constant, always B2 of instruction antity, expression, or constant, always B32 of instruction status 0	OMC	Complement carry	0	0	-	_ _	-	F	-	4				1/Cy
do operation 0	do operation 0	do operation 0	DAA	Decimal adjust A	0	0			1		-	4	•	•	•	•
lait 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 0 0 0	lati 0 1 1 0 1 1 0 sued or expression or expression or expression status word antity, expression, or constant, always B ₂ of instruction agnitity, expression, or constant, always B ₂ of instruction antity, expression, or constant, always B ₂ of instruction anory address expression for 0.0-0, 01-E, 100-H, 01-L, 110-Memory, 111-A B, 001-C, 010-D, 01-E, 100-H, 01-L, 110-Memory, 111-A B, 01-C, 01-D, 01-E, 100-H, 01-L, 110-Memory, 111-A B, 01-E, 100-H, 01-L, 110-Memory, 111-A B, 01-C, 01-D, 01-E, 100-H, 01-L, 110-Memory, 111-A B, 01-C, 01-D, 01-E, 100-H, 01-L, 110-Memory, 111-A B, 01-E, 100-H, 01-L, 100-H	lait 0 1 1 0 1 1 0 sused or expression or expression or expression or expression or expression antity, expression, or constant, always B ₂ of instruction antity, expression, or constant, always B ₂ of instruction antity, expression, or constant, always B ₃ B ₂ of instruction antity, expression, or constant, always B ₃ B ₂ of instruction antity, expression, or constant, always B ₃ B ₂ of instruction antity, expression, or constant, always B ₃ B ₂ of instruction antity, expression, or constant, always B ₃ B ₂ of instruction antity, expression, or constant, always B ₃ B ₂ of instruction the itemes (7/10) indicate instruction cycles dependent on condition flags. ted	10P	No operation	0	0						4				
s used or expre er sigister r status er uantity, er antity, smory de B, 001-C le times ted	s used or expre- er agister r status r antity, c amory ac B, 001-C le times ted	s used er expre er status uantity, e mory ac b, 001-C le times ted	HC	Halt	0	-						5				
B, 001-C le times ted	B, 001-C le times ted	B, 001-C le times ted	 Note: A = 8-bit add A = 8-bit add A = destinativ PSW = Proce SP = Stack p D8 = 8-bit dai D16 = 16-bit dai ADDR = 16-bit dai 	mbols used fress or expression agister ion register sesor stalus word onter ta quantity, expression, or constant, always B ₃ B ₂ of instruction tata quantity, expression, or constant, always B ₃ B ₂ of instruction tit memory address expression												
le times ted	ted times	ted times	ddd or sss =	·000-B, 001-C, 010-D, 011-E, 100-H, 101-L, 110-Memory, 111-A												
 a fileg affected a fileg not affected a fileg reset a fileg set 	 a flag affected a flag not affected a flag set a flag set 	 a flag affected a flag not affected b flag reset 1 = flag set 	3) Two possible	e cycle times (7/10) indicate instruction cycles dependent on condition	on flags.											
			 4) • = flag affec = flag not a 0 = flag reset 1 = flag set 	cted affected t												



$\mu \text{PD8085A}$ Family Minimum System Configuration

A minimum computer system consisting of a processor, ROM, RAM, and I/O can be built with only 3 40-pin packs. This system is shown below with its address, data, control buses and I/O ports.

Three Pack Computer System

